

Product Data Sheet PL2303GD

PL2303GD Single-chip USB CDC to UART Bridge Controller

USB Interface

- Fully Compliant with USB 2.0 specification (Full-Speed Mode).
- UHCI/OHCI (USB 1.1), EHCI (USB 2.0), xHCI (USB 3.1) Host Controller Compatible.
- USB CDC driver and SDK:
 - Using built-in CDC driver on Win10(*1), Mac OS X 10.7, Linux 3.8, Android 3.2 and their later version.
 - Provides USB CDC-to-UART SDK for Mac OS X, Linux, and Android and SDK of virtual-com-port for Windows.
- Highly integrated USB 1.1 FS Transceiver. Integrated termination resistors and pull-up resistor to reduce PCB external components.
- Supports 256-byte OTP(One-Time Programmable) ROM programming (*3) by software tool via USB interface for USB device descriptors, GPIO and other IO configuration.
- Each IC has unique ID (for Serial Number).
- Supports bus-power, self-power and high-power of USB device configuration. (*3)
- Supports VBUS input for the detection to be attached to USB host . (*3)

GPIO and other function IO

- Configurable I/O pin output driving strength.
- Total 9 General Purpose I/O (GPIO) pins and other IO pins with versatile functionns can be configured by software tool via USB interface. GPIO and other IO pins are shared with UART pins. (*3)
- Optional Clock Output to external MCU. (*3)
- Supports Battery Charger (BC1.2) detection to enable fast charging of batteries. (*2, *3)
- *1 . Default using Prolific virtual-com-port driver on Win7&8.

UART Interface

- Supports Serial UART Interface:
 - RS232, RS422, RS485(*3)
 - Flexible baud rate support up to 115200bps
 - 5, 6, 7 or 8 data bits
 - Odd, Even, Mark, Space, None parity mode
 - One, one and a half, or two stop bits
 - Hardware Flow Control (CTS/RTS and/or DSR/DTR) (*3 *4)
 - Software Flow Control (XON/XOFF) (*3 *4)
 - Configurable Remote Wakeup Pin (*3)
- 1024-byte bi-directional data FIFO buffers (768-byte receive/256-byte transmit) for faster data throughput. Configurable in OTPROM. (*3)
- Configurable Transmit and Receive LED pins for access indicators.(*2, *3)
- Suspend Pin control for RS232 transceiver.
- UART inverted signal configurable option. (*3)

Miscellaneous

- Integrated self-generated precise clock generator (No external crystal required).
- Integrated Power-on-Reset (POR) circuit.
- Wide input operating voltage 2.8 5.5V
- Integrated 5V to 3.3V LDO that can support 80mA for external components.
- Low operating power and USB suspend current.
- Wide I/O voltage range (1.8V/2.5V/3.3V/5V).
- -40°C to 85°C Operating Temperature.
- Available in 16-pin SSOP package (RoHS compliant and Pb-free Green Compound).

Tel: +886-2-2654-6363; Fax: 886-2-22654-6161 Website: http://www.prolific.com.tw/

© 2019-2020 Prolific Inc. All rights reserved.

Document Version 0.2

^{*2 ·} Configurable pins shared with UART pins.

^{*3} For using Prolific virtual-com-port driver.

^{*4 .}Microsoft CDC driver can't support H/W and S/W flow control. Users need to use Prolific virtual-com-port driver.



USB CDC to UART Bridge Controller

Product Data Sheet PL2303GD

1. Product Applications

- USB to RS232/RS422/RS485 interface converters/cables/dongles/adapters
- MCU-based devices to USB host interface
- Healthcare/Medical USB Interface Data Transfer Cable
- Industrial / Instrumentation / Automation Control USB Interface
- Set-Top Box (STB) / Home Gateway USB Interface
- Battery Charger Detection for high-current and quick charging of batteries.

2. USB CDC to UART API Library Support

USB CDC device is natively supported in most of operating systems such as Mac OS X 10.7, Linux 3.8, Android 3.2 and their later version. Prolific provides SDK for customers to develop their application software. Refer to instruction of PL2303GD SDK on how to control PL2303GD GPIO using the API in SDK on following OS:

- Windows 10, 8, 7 and Server 2012, 2016 and later (using virtual-com-port driver and SDK)
- Mac OS X 10.7 and later
- Linux 3.8 and later
- · Android 3.2 and later

3. Ordering Information

Chip Product Name	Package Type	Ordering Part Number	MPQ
PL2303GD	16 nin SSOD	PL2303G4ZGG7P6	100pcs / tube
	16-pin SSOP	PL2303G4ZGG8P6	2500pcs / reel

Website: http://www.prolific.com.tw/



Product Data Sheet PL2303GD

4. Block Diagram




Figure 4-1 PL2303GD Block Diagram

Website: http://www.prolific.com.tw/



USB CDC to UART Bridge Controller

PL2303GD **Product Data Sheet**

5. **USB Logo Certification**

(TBA)

Website: http://www.prolific.com.tw/

© 2019-2020 Prolific Inc. All rights reserved. **Proprietary and Confidential** Document Version 0.2



Table of Contents

1.	Pro	duct Applications	2
2.	USE	3 CDC to UART API Library Support	2
3.	Ord	ering Information	2
4.	Blo	ck Diagram	3
5.	USE	B Logo Certification	4
6.	Ove	erview	9
7.	Pin	Diagram and Description	.10
	7.1	SSOP16 Pin Diagram	10
	7.2	Pin Out Description	11
	7.3	GPIO Multi-Function Options	13
8.	Fun	ctional Description	.15
	8.1	BC 1.2 Detection	15
	8.2	USB 1.1 FS Transceiver	15
	8.3	LDO Regulator	15
	8.4	Clock Generator	15
	8.5	USB FS SIE	15
	8.6	Power Management	16
	8.7	Control Endpoint	16
	8.8	Bulk Out Endpoint	16
	8.9	Bulk In Endpoint	16
	8.10	Interrupt In Endpoint	16
	8.11	Command Sequencer	16
	8.12	Outbound FIFO	16
	8.13	Inbound FIFO	17
	8.14	Event Generator	17
	8.15	Internal OTPROM	17
	8.16	Mux/Demux	17
	8.17	Descriptor ROM	17
	8.18	UART Control	17
	8.19	Control Registers	18
	8.20	IO Functions	18



	8.21	I/O Routing Logic	18
	8.22	I2C EEPROM Controller	18
9.	Chip	p Function Configuration	19
	9.1	USB Data Configuration	19
	9.2	UART Configuration	20
	9.3	GPIO (GPA) Configuration	21
	9.4	GPIO (GPB) Configuration	23
	9.5	Miscellaneous (MISC) Configuration	23
10.	Des	ign Application Examples	24
	10.1	USB Bus Powered Design	24
	10.2	Self Powered Design	24
	10.3	Chip Reset Control	26
	10.4	I/O Power Supply to PL2303GD	27
	10.5	USB to RS232 Cable Design	28
	10.6	USB to RS485/RS422	29
	10.7	Battery Charging Support	30
	10.8	External I2C EEPROM Support	32
11.	DC	& Temperature Characteristics	33
	11.1	Absolute Maximum Ratings	33
	11.2	DC Characteristics	33
		11.2.1 Operating Voltage and Suspend Current	33
		11.2.2 I/O Pins	33
	11.3	Temperature Characteristics	34
	11.4	Baud Rate Characteristics	34
12.	Out	line Diagram	35
	12.1	SSOP16 Package	35



List of Figures

Figure 4-1 PL2303GD Block Diagram	3
Figure 7-1 PL2303GD Pin Diagram (SSOP16)	10
Figure 10-1 USB Bus Powered Design Example	24
Figure 10-2a USB Self Powered Design Example 1	25
Figure 10-2b USB Self Powered Design Example 2	25
Figure 10-3a Chip Reset Control Application	26
Figure 10-3b Chip Power Reset Timing Diagram	26
Figure 10-4a IO Power Supply	27
Figure 10-4b VDD_IO Voltage Supply	27
Figure 10-5 USB to RS232 Design Example	28
Figure 10-6 USB to RS485/422 Design Example	29
Figure 10-7a Battery Charging Design Example #1	30
Figure 10-7b Battery Charging Design Example #2	31
Figure 10-8 External I2C EEPROM Design Example	32
Figure 12-1 PL2303GD Outline Diagram (SSOP16)	35



List of Tables

Table 7-1: USB Data Interface Pins	11
Table 7-2: UART (Serial Port) Interface Pins	11
Table 7-3: Configurable GPIO Pins (Shared with Serial Port Pins)	11
Table 7-4: Power and Ground Pins	12
Table 7-5: Miscellaneous Pins	12
Table 7-6: Configurable GPIO Multi-Function Pins	13
Table 7-7: GPIO Multi-Function Option Descriptions	13
Table 9-1 USB Descriptor Configuration	19
Table 9-2 UART Startup Configuration	20
Table 9-3 GPIO (GPA Group) Configuration	21
Table 9-4 GPIO (GPB Group) Configuration	23
Table 9-5 Miscellaneous Configuration	23
Table 11-1 Absolute Maximum Ratings	33
Table 11-2a Operating Voltage and Suspend Current	33
Table 11-2b I/O Pins	33
Table 11-3 Temperature Characteristics	34
Table 11-4 Baud Rate Characteristics	34
Table 12-1 SSOP16 Package Dimension	35



6. Overview

The PL2303GD is a full-featured single-chip USB USB CDC to UART bridge controller for connecting a full-duplex UART asynchronous serial interface device to any Universal Serial Bus (USB) capable host. The PL2303GD implements the standard USB CDC Device which is natively supported in most of operating systems; so the PL2303GD does not need any custom driver installation. The operating system or USB host communicates with the PL2303GD through USB CDC application software developed based on Windows/Mac/Linux DLL libraries provided by Prolific.

The PL2303GD UART interface provides full RS232/RS422/RS485 signals and controls including baud rate support up to 115200bps, data/parity/stop bits, hardware/software flow controls(only for using Prolific virtual-com-port driver), and remote wakeup function.

The PL2303GD integrates an internal precise clock generator (no external crystal required), USB 1.1 transceiver, Serial Interface Engine (SIE), LDO voltage regulator, power-on- reset (POR), FIFO data buffers, and One-Time Programming ROM (OTPROM). The OTPROM allows vendors to customize some USB descriptors and configurations like USB Vendor ID (VID), Product ID (PID), Manufacturer and Product strings, USB Serial Number, power configuration and GPIO & other IO configurations.

The PL2303GD is designed to support a wide-range of serial application domain including mobile, embedded, industrial, consumer, healthcare, navigation, and wearable solutions in mind. It provides a small footprint that could easily fit in to any connectors and handheld devices. With very small power consumption in either operating or suspend mode, the PL2303GD is perfect for self-powered operation and can provide power for the attached UART devices. With wider IO signal level range, PL2303GD can directly connect to any devices with IO voltage of 1.8V ~5V.

The PL2303GD is available in 16-pin SSOP footprint Pb-free (RoHS compliant) green compound package.

Release: 2020/3/4 - 9 / 36 - Rev. 0.2



7. Pin Diagram and Description

7.1 SSOP16 Pin Diagram




Figure 7-1 PL2303GD Pin Diagram (SSOP16)

Release: 2020/3/4 - 10 / 36 - Rev. 0.2



7.2 Pin Out Description

Table 7-1: USB Data Interface Pins

Pin Name	SSOP16 Pin No.	Туре	Description	
DP	9	I/O	USB Port Data Plus (D+) Signal	
DM	10	I/O	USB Port Data Minus (D-) Signal	

Table 7-2: UART (Serial Port) Interface Pins

Pin Name	SSOP16 Pin No.	Туре	Description	
TXD	15	Output	Serial Port: Transmitted Data Output	
DTR_N	16	Output	Serial Port: Data Terminal Ready Control Output	
RTS_N	1	Output	Serial Port: Request To Send Control Output	
RXD	3	Input	Serial Port: Received Data Input	
RI_N	4	Input	Serial Port: Ring Indicator (Remote Wakeup) Control Input	
DSR_N	5	Input	Serial Port: Data Set Ready Control Input	
DCD_N	6	Input	Serial Port: Data Carrier Detect Control Input	
CTS_N	7	Input	Serial Port: Clear To Send Control Input	

Table 7-3: Configurable GPIO Pins (Shared with Serial Port Pins)

· auto · or configuration of · inc (charles in inc contain con					
Pin Name	SSOP28 Pin No.	Туре	Description		
0000	45	1/0	Configurable GPIO Pin. (see Section 7.3)		
GPA0	15	I/O	Factory default is TXD serial port output pin.		
0004	0	1/0	Configurable GPIO Pin. (see Section 7.3)		
GPA1	3	I/O	Factory default is RXD serial port input pin.		
0.04.0	4	1/0	Configurable GPIO Pin. (see Section 7.3)		
GPA2	1	I/O	Factory default is RTS_N serial port output pin.		
0.04.0	7	1/0	Configurable GPIO Pin. (see Section 7.3)		
GPA3		I/O	Factory default is CTS_N serial port input pin.		
ODA 4	16	1/0	Configurable GPIO Pin. (see Section 7.3)		
GPA4		I/O	Factory default is DTR_N serial port output pin.		
ODAG			Configurable GPIO Pin. (see Section 7.3)		
GPA5	5	I/O	Factory default is DSR_N serial port input pin.		
ODAG	•	1/0	Configurable GPIO Pin. (see Section 7.3)		
GPA6	6	I/O	Factory default is DCD_N serial port input pin.		
CDAZ	4	1/0	Configurable GPIO Pin. (see Section 7.3)		
GPA7		I/O	Factory default is RI_N serial port input pin.		
CDDC	0	1/0	Configurable GPIO Pin. (see Section 7.3)		
GPB6	8	I/O	Factory default is SUSP_N output pin.		

Release: 2020/3/4 - 11 / 36 - Rev. 0.2



Table 7-4: Power and Ground Pins

Pin Name	SSOP16 Pin No.	Туре	Description
VDD_IO	2	Power	+1.8V to +5V I/O signal power input pin.
VO_33	11	Power	+3.3V output power from integrated LDO regulator. For self-powered design, supply +3.3V to this pin.
GND	12	Power	Ground
VIN	14	Power	USB port VBUS input power supply. For self-powered design, supply +3.3V to this pin.

Table 7-5: Miscellaneous Pins

Pin Name	SSOP16 Pin No.	Туре	Description	
SUSP N	8 Output		Active low Shutdown control pin. Can be used to shutdown external	
303F_N	0	Output	RS232 transceiver (connect to transceiver shutdown pin).	
	13	3 Input	Active low Reset pin. Can be used by external device to reset the	
DECET N			PL2303GD.	
RESET_N			NOTE: This pin has internal pull-high. It can be pull up to VIN or	
			VDD_IO.	

Release: 2020/3/4 - 12 / 36 - Rev. 0.2



7.3 **GPIO Multi-Function Options**

The PL2303GD chip provides a total of 9 configurable GPIO (General Purpose I/O) pins. The pins are grouped into 8 GPA and 1 GPB set of pins. The table below shows the possible functions that can be configured for each GPIO pin. These special functions can be easily configured in the OTPROM of the PL2303GD or to an external I2C EEPROM using the PL2303GD OTPROM/EEPROM software utility tool. When these pins are configured as standard GPIO pins, customers can refer to the PL2303GD USB CDC to UART SDK to develop software on how to control the GPIO pins for customer application desired functions.

Table 7-6: Configurable GPIO Multi-Function Pins

GPIO	SSOP16 Pin No.	Factory Default	Configurable Options (using OTPROM Tool)				
GPA0	15	TXD					
GPA1	3	RXD					
GPA2	1	RTS	TX_LED	CLK_OUT	SUSP_N	USB_CFG	TXEN
GPA3	7	CTS	RX_LED	TRX_LED	WAKEUP	VBUS_DET	BC_DET
GPA4	GPA4 16 DTR		TX_LED	CLK_OUT	USB_CFG	EE_SDA	
GPA5	GPA5 5		RX_LED	TRX_LED	BC_SUSP_N	EE_SCL	
GPA6	6	DCD	VBUS_DET	BC_DET	TXEN		
GPA7	4	RI (WAKEUP)				_	
GPB6	8	SUSP_N	USB_CFG	WAKEUP	CLK_OUT		

Table 7-7: GPIO Multi-Function Option Descriptions

GPIO Function	SSOP16 GPIO Pins	Туре	Description
TX_LED	GPA2 (Pin 1) GPA4 (Pin 16)	Output	Serial Port: TXD Access LED.
RX_LED	GPA3 (Pin 7) GPA5 (Pin 5)	Output	Serial Port: RXD Access LED.
TRX_LED	GPA3 (Pin 7) GPA5 (Pin 5)	Output	Serial Port: TXD and RXD Access LED.
VBUS_DET	GPA3 (Pin 7) GPA6 (Pin 6)	Input	When this pin is set to VBUS_DET mode, the device will not attach to USB until VBUS_DET input pin goes to high level. NOTE: Only one pin can be configured as VBUS_DET pin.
USB_CFG	GPA2 (Pin 1) GPA4 (Pin 16) GPB6 (Pin 8)	Output	When device is attached to USB port and configured by USB host, this USB_CFG pin will output to high level. This pin can be used to enable system function after USB is configured.
TXEN GPA2 (Pin 1) GPA6 (Pin 6) Output		Output	Transmit Data Enable Pin can be used to enable RS485/RS422 transceiver when data is being transmitted.

Release: 2020/3/4 - 13 / 36 - Rev. 0.2



	i e		
SUSP_N	GPA2 (Pin 1) GPB6 (Pin 8)	Output	Active low Shutdown control pin. This pin has two options to choose. One is to indicate chip suspend state by USB bus state. The other option (factory default) is to indicate chip un-configured state and chip suspend state. These two options can be configured in OTPROM or EEPROM.
WAKEUP	GPA3 (Pin 7) GPA7 (Pin 4) GPB6 (Pin 8)	Input	The remote wakeup function is to wake up chip from suspended state when this pin toggle in suspend state. There must be only one pin configured as WAKEUP pin. The factory default is RI (GPA7) pin.
BC_DET	GPA3 (Pin 7) GPA6 (Pin 6)	Output	Battery Charge Detect pin. This active high pin indicates BC 1.2 DCP/CDP is detected.
BC_SUSP_N	GPA5 (Pin 5)	Output	This pin has same function as SUSP_N except this pin will be forced inactive in chip suspend state when BC 1.2 DCP/CDP is detected.
CLK_OUT	GPA2 (Pin 1) GPA4 (Pin 16) GPB6 (Pin 8)	Output	This pin can generate clock output up to 12MHz. Clock rates can be configured in OTPROM/EEPROM.
EE_SDA	GPA4 (Pin 16)	Input/ Output	External I2C EEPROM interface serial data signal.
EE_SCL	GPA5 (Pin 5)	Input/ Output	External I2C EEPROM interface serial clock signal.

Release: 2020/3/4 - 14 / 36 - Rev. 0.2



8. Functional Description

This section details the functional block diagram description of the PL2303GD. The PL2303GD is a USB CDC to UART bridge controller that implements standard USB CDC device class. The USB CDC device class is natively supported by most operating systems so custom driver is not required to be installed. USB CDC devices exchange data between the host via USB CDC reports using software developed application. Prolific provides DLL (dynamic-link libraries) with easy API for PL2303GD USB CDC application development.

8.1 BC 1.2 Detection

This function is used to detect VBUS power supply capability of USB host port and provides charging control to battery charging IC. This function is enabled in OTPROM by setting GPIO pin to BC_DET option. This pin will indicate if BC 1.2 DCP/CDP is detected when device is attached to the USB port. The external battery charging IC uses the USB_CFG and SUSP_N signal pins to control its charging current support or the BC_DET signal pin to enable fast charging current mode.

8.2 USB 1.1 FS Transceiver

The USB Transceiver provides the USB full-speed electrical signal requirements and USB physical interface (DP/DM). This block also includes one precise internal oscillator for PLL. The PLL provides the clock to other logic functions. This block also includes the internal USB series termination resistors on the USB data lines and pull-up resistor for the DP signal.

8.3 LDO Regulator

This block is the 5V to 3.3V LDO regulator to power and drive the USB transceiver. It also includes 3.3V brownout detection output signals that will be used by digital circuit to reset the chip. The LDO 5V to 3.3V can supply 100mA for chip internal and external components.

8.4 Clock Generator

The clock generator module generates the 48MHz and 12MHz reference clock signals for internal chip logic. The internal clocks will be stopped while in suspend state.

8.5 USB FS SIE

The USB Full-Speed Serial Interface Engine (SIE) block performs the processing of USB DP/DM signals. It translates the internal parallel data to serial data and outputs to USB FS transceiver to generate external USB DP/DM signals timing. It also translates external USB DP/DM signals pass through USB FS transceiver to parallel data for internal circuit. This block supports USB packet decoding and encoding. It

Release: 2020/3/4 - 15 / 36 - Rev. 0.2



also generates and check packet CRC, bit stuffing, SYNC and EOP frame signal. The DPLL module will use the internal 48MHz clock to synchronize external DP/DM transitions to generate 12MHz clock for USB interface related circuit.

8.6 Power Management

This module will monitor the USB attachment and DP/DM signals state to create reset state, running state, suspend state, wakeup state, etc.

8.7 Control Endpoint

The Control Endpoint module handles control endpoint packet transfer protocols such as SETUP packet, DATA packet and return status packet.

8.8 Bulk Out Endpoint

The Bulk Out Endpoint module handles bulk-out endpoint packet transfer protocols such as DATA packet and return status packet. It also transfers USB host bulk-out data to chip outbound FIFO.

8.9 Bulk In Endpoint

The Bulk In Endpoint module handles bulk-in endpoint packet transfer protocols such as DATA packet and return status packet. It also transfers data inside the chip inbound FIFO to USB host through bulk-in DATA packet.

8.10 Interrupt In Endpoint

The Interrupt In Endpoint module handles interrupt-in endpoint packet transfer protocols such as DATA packet and return status packet. It transfers interrupt data generated inside the chip to USB host through interrupt-in DATA packet.

8.11 Command Sequencer

This module handles the USB standard requests and vendor requests. It dispatches control signals to relative peripheral modules and gather information from peripheral modules. When it received USB standard request commands, it may check ROM data or data latched from OTP and return them to USB host. When vendor requests are received, it dispatches to peripherals to set or get something.

8.12 Outbound FIFO

This buffer receives data from Bulk Out Endpoint and provides data to peripheral modules. It handles

Release: 2020/3/4 - 16 / 36 - Rev. 0.2



read and write pointers and calculate full and empty conditions. There are also near empty threshold check to notify peripheral module that FIFO is going to empty.

8.13 Inbound FIFO

This buffer receives data from peripheral modules and provides data to Bulk In Endpoint. It handles read and write pointers and calculate full and empty conditions. There are also near full threshold check to notify peripheral module that FIFO is going to full.

8.14 Event Generator

This module provides interrupt data to Interrupt In Endpoint. This module senses interrupt event toggle from UART peripheral and GPIO module.

8.15 Internal OTPROM

The OTPROM (One-Time Programming Read-Only Memory) is used to store chip function settings, GPIO pin function setting and USB descriptor related data. A one-time programming user area of the memory is available to allow customization of settings. The user area of the PL2303GD OTPROM can now be easily programmed using the PL2303GD OTPROM software tool through USB port without any additional voltage converter requirement. Refer to Section 9.0 for more information on the OTPROM configuration settings.

8.16 Mux/Demux

This module is designed to pass data between FIFO and UART peripheral module.

8.17 Descriptor ROM

This block contains the USB descriptor data for returning to USB host.

8.18 UART Control

The UART Control module handles the data transfer according to RS232 format and protocol. The hardware or software flow control can be enabled only for using Prolific virtual-com-port driver. Flow control circuit will check if FIFO buffer is near full or near empty to activate flow control signals. This module includes a precise baud rate generator that can generate baud rates up to 115200bps. The baud rate is set from USB command.

Release: 2020/3/4 - 17 / 36 - Rev. 0.2



8.19 Control Registers

The Control Registers module contains the chip control registers read and set, and initially loads from OTPROM. USB host will use USB vendor command to read and write control registers to set chip function.

8.20 IO Functions

The IO Functions block implements generic GPIO function and many configurable I/O functions such as TX access LED and RX access LED features, clock output features, and others (see Section 7.3).

8.21 I/O Routing Logic

The PL2303GD has many versatile I/O functions. Each GPIO pin is provided with multiple functions that can be configured in the OTPROM. This module multiplexes I/O functions to different chip I/O pins. It also handles I/O pin polarity, open-drain, pull-up/pull-down, and I/O pin drive capability functions.

8.22 I2C EEPROM Controller

The I2C EEPROM Controller provides an optional alternative solution to the OTPROM that allows an external I2C EEPROM to be attached through GPIO pins 2 and 9 (GPA4/GPA5) for the SDA and SCL interface. Using the PL2303GD OTPROM Writer program, customer can also write the chip function settings, GPIO pin function settings, and USB descriptor related data to external I2C EEPROM. The advantage of using an external EEPROM is that it can be written several times. The PL2303GD OTPROM/EEPROM software works by plugging the device through USB port without any additional voltage converter requirement. Refer to Section 9.0 for more information on the OTPROM/EEPROM configuration settings.

Release: 2020/3/4 - 18 / 36 - Rev. 0.2



9. Chip Function Configuration

The default configuration descriptors are stored in the chip internal memory which will be loaded during power-on reset or USB bus reset whenever OTPROM is empty. Several of the USB and configuration descriptors could be modified and programmed one-time into the chip's OTPROM using the PL2303GD OTPROM/EEPROM Writer utility program. These descriptors include Vendor ID, Product ID, Serial Number, Product String, UART settings, GPIO configurations, and other configuration descriptors. The PL2303GD chip also provides an option to use an external I2C EEPROM to write the configurations several times.

9.1 USB Data Configuration

Table 9-1 USB Descriptor Configuration

Table 9-1 03b Descriptor Configuration			
Descriptors	Default Value	Description	
OTPROM / External EEPROM	Use OTPROM	 This field allows writing the chip configuration settings either into the OTPROM or to an external EEPROM. Use OTPROM – this option will write the new settings into the chip's OTPROM. The OTPROM can only be written once. If the Space box denotes a 1, it means it can be written. Enable Ext. EEPROM (GPA5:SCL, GPA4:SDA) – this option can be used if there is an external I2C EEPROM attached to pins GPA5 and GPA4 of PL2303GD. Settings will be written to the external EEPROM and can be written several times. 	
		NOTE: PL2303GD chip can only allow a one-time switch from OTPROM to Ext EEPROM or vice-versa.	
Vendor ID (VID)	067B (hex)	USB unique Vendor ID of Company or Manufacturer. This ID is applied and registered from USB-IF. Refer to this website for applying VID: http://www.usb.org/developers/vendor/	
Product ID (PID)	2323 (hex)	USB Product ID assigned by Manufacturer.	
Release No. (BCD)	0100 (hex)	This field reports the release number of the USB device chip. This item is not allowed to be modified.	
Device Power Mode	Bus Powered (100mA)	This field sets the USB device if bus-powered or self-powered device.	
Max Power	100mA	This field sets the USB device maximum power that can be drawn by the device from the USB host. Enter the value here if it is not 100mA or 500mA. Expressed in 2 mA units (i.e., 50 = 100 mA).	
USB Selective Suspend	Enable	This field enables/disables the USB Selective Suspend function. When enabled, Windows OS will suspend the device when idle for few seconds (COM port not open).	

Release: 2020/3/4 - 19 / 36 - Rev. 0.2



Manufacturer String	Prolific Technology Inc.	This field contains the product manufacturer string.
Product String	USB-Serial Controller	This field when entered will be the device string displayed by Windows and other OS when device is first detected and before driver is loaded or driver not installed. After driver is loaded, Windows will show the product string written inside the driver INF file.
Serial Number	Enable Unique Serial Number ID	 Disable Serial Number – this option will disable the Serial Number. Operating System will assign a random serial number for the device. Enable Unique Serial Number ID – this default option enables the unique serial number pre-programmed inside the chip. Custom Serial Number – this option allows the customer to set own product serial numbering: Auto SN: allows to add prefix while the numbers auto increment after each write. Fixed SN: this will write the same number. Device with serial number enabled allows the device to be assigned with the same COM port number even when plug to other USB ports of the same PC.

NOTE: The total string length for the manufacturer + product + serial number string is up to 90 characters.

9.2 UART Configuration

Table 9-2 UART Startup Configuration

Functions	Default Value	Description
LED Flash	Fast	This option sets the flashing speed of the access LED when configured using the TX_LED, RX_LED, TRX_LED GPIO pins. Fast 11.4Hz and slow 2.8Hz.
UART Mode	Full-duplex UART	 Full-Duplex UART - this default setting allows simultaneous transmission of TX and RX lines. Half-Duplex UART - this option only allows for one-way transmission at a time. When there is no data transmission, TXD will be tri-state.
		This allows using the RXD pin as remote wakeup. The received data from RXD may be wrong while chip is waking up.
Software Flow Control	Disable	This option allows enabling the software flow control (Xon/Xoff) during chip initial startup. In general, this option is default disabled because driver or software can activate the SW flow control only for using Prolific virtual-com-port driver.

Release: 2020/3/4 - 20 / 36 - Rev. 0.2



Hardware Flow Control	Disable	This option allows enabling the hardware flow control (RTS/CTS, DTR/DSR, Both) during chip initial startup. In general, this option is default disabled because driver or software can activate the HW flow control only for using Prolific virtual-com-port driver.	
Buffer Size 256(TX) - 768(RX) Configuration 736(HW) - 384(LW)		This sets the internal buffer size configuration for TX (downstream) and RX (upstream) as well as the high and low watermark threshold levels.	

9.3 GPIO (GPA) Configuration

Also refer to Section 7.4 for the complete GPIO Multi-Function options description.

Table 9-3 GPIO (GPA Group) Configuration

GPIO Function	Default Value	Default I/O	Description	
GPA0	TXD	Output	This field also allows setting the pin as a standard GPIO. TXD (default) GPIO (General Purpose I/O)	
GPA1	RXD	Input	This field also allows setting the pin as a standard GPIO. RXD (default) GPIO (General Purpose I/O)	
GPA2	RTS	Output	This field allows setting the pin as a standard GPIO or any of the following function: RTS (default) TX_LED CLK_OUT (also refer to MISC folder) SUSP_N (also refer to MISC folder) USB_CFG TXEN GPIO (General Purpose I/O)	
GPA3	CTS	Input	This field allows setting the pin as a standard GPIO or any of the following function: CTS (default) RX_LED TRX_LED WAKEUP VBUS_DET (also refer to MISC folder) BC_DET GPIO (General Purpose I/O)	
GPA4	DTR	Output	This field allows setting the pin as a standard GPIO or any of the following function:	

Release: 2020/3/4 - 21 / 36 - Rev. 0.2



			 DTR (default) TX_LED CLK_OUT (also refer to MISC folder) USB_CFG EE_SDA GPIO (General Purpose I/O) This field allows setting the pin as a standard GPIO or
GPA5	DSR	Input	any of the following function: DSR (default) RX_LED TRX_LED BC_SUSP_N EE_SCL GPIO (General Purpose I/O)
GPA6	DCD	Input	This field allows setting the pin as a standard GPIO or any of the following function: DCD (default) VBUS_DET (also refer to MISC folder) BC_DET TXEN GPIO (General Purpose I/O)
GPA7	RI (Wakeup)	Input	This field also allows setting the pin as a standard GPIO. RI with Wakeup (default) RI GPIO (General Purpose I/O)
Enable Open-Drain	Disa	bled	This field sets the selected I/O pin to open-drain output mode.
Enable-Pull Up	Disa	bled	This field enables the selected I/O pin weak pull-up. NOTE: The weak pull-up resistor is pull-up to VDD_IO. When enabling pull-up for input pins, the input signal voltage should not be higher than the VDD_IO voltage.
Inverse Polarity	Disabled		This field inverts the selected I/O pin input and output signal polarity.
Output Driving Strength	4mA		This field sets the output driving strength of the selected I/O pin. (4mA up to 8mA @ VDDIO3.3V)

Release: 2020/3/4 - 22 / 36 - Rev. 0.2



9.4 GPIO (GPB) Configuration

Also refer to Section 7.4 for the complete GPIO Multi-Function options description.

Table 9-4 GPIO (GPB Group) Configuration

GPIO Function	Default Value	Default I/O	Description
			This field allows setting the pin as a standard GPIO or any of the following function:
GPB6	SUSP_N	Output	GPIO (General Purpose I/O)
ai bo	0001_11	Guipat	USB_CFG
			WAKEUP
			CLK_OUT (also refer to MISC folder)
Enable	Disabled		This field sets the selected I/O pin to open-drain output
Open-Drain	Disabled		mode.
	Disabled		This field enables the selected I/O pin weak pull-up.
Enable-Pull Up			NOTE: The weak pull-up resistor is pull-up to VDD_IO.
Lilable-i dii Op	Disa	ыса	When enabling pull-up for input pins, the input signal
			voltage should not be higher than the VDD_IO voltage.
Inverse Polarity	Disabled		This field inverts the selected I/O pin input and output signal polarity.
Output Driving Strength	4mA		This field sets the output driving strength of the selected I/O pin. (4mA up to 8mA @ VDDIO3.3V)

9.5 Miscellaneous (MISC) Configuration

This folder includes other miscellaneous chip configuration options including VBUS_DET, chip I/O suspend state, SUSP_N, USB chip suspend, and clock output frequency divider options.

Table 9-5 Miscellaneous Configuration

Functions Default Value		Description		
Suspend Mode I/O State	Keep I/O Driving State	This option allows setting the I/O state when chip is in suspend mode.		
SUSP_N pin active when USB not configured or USB suspend		This option allows setting the SUSP_N pin behavior when USB is not configured and in suspend state.		
USB Chip Suspend	Enabled	This option can enable or disable the USB chip to suspend.		
Output Clock Divider	0xFF	This field sets the output clock divider value. When value is 0, output clock pin will stay at low state. When value is 0xff, output clock pin will stay at high state. When other value, output clock rate is 24MHz / (1 + clock divider value). The default value can be kept as is and let customer driver or user tool through SDK to dynamic change the clock divider rate.		

Release: 2020/3/4 - 23 / 36 - Rev. 0.2



10. Design Application Examples

This section illustrates conceptual design application examples using the PL2303GD.

10.1 USB Bus Powered Design

The PL2303GD has a built-in 3.3V regulator. USB device power (pin VIN) can be supplied directly from USB VBUS pin. The capacitor behind the USB connector on VBUS is a defined requirement of USB specification. If the regulator output VO_33 needs to be maintained at 3.3V, VIN should be larger than 3.6V. It is also recommended to add 1uF capacitor at VO_33 pin, please refer to schematic.

This built-in 3.3V regulator can supply 100mA in addition to providing chip operating power around 10mA. It is also possible to supply power to external components under the range limit.




Figure 10-1 USB Bus Powered Design Example

10.2 Self Powered Design

The PL2303GD can also use external power supply. There are two possible ways to use external power source. The first is to use system power source to connect to VIN, and the chip's internal 3.3V regulator will generate the 3.3V power output VO_33 for chip operations and external components. Below Figure 10-2a shows this case. The second is to disable the internal regulator where the system should provide the same 3.3V voltage to VIN and VO_33. Under this condition, the chip will use this external 3.3V power as operating power source. See Figure 10-2b.

For USB self-powered design, it is also recommended to enable the VBUS_DET GPIO input pin function (if DCD pin is not used) because the PL2303GD DP pin will be pulled up after power on even if USB is not attached yet. USB specification states that a DP pull-up means to attach USB. If the VBUS_DET pin function is turned on and connected to VBUS pin, the chip will only pull-up the DP pin to USB bus when VBUS_DET is active.

Release: 2020/3/4 - 24 / 36 - Rev. 0.2



To use self-powered design, USB power mode descriptor in the OTPROM or EEPROM of the PL2303GD chip should also be programmed to self-powered mode to match this kind of configuration. USB hosts can read the USB descriptor of the device to know if it is a self-powered device.




Figure 10-2a USB Self Powered Design Example 1




Figure 10-2b USB Self Powered Design Example 2

Release: 2020/3/4 - 25 / 36 - Rev. 0.2



10.3 Chip Reset Control

The PL2303GD has an internal power on reset circuit; therefore, external reset control circuit is optional. External reset control (RESET_N pin) can help system designs to make sure of chip operation start time.




Figure 10-3a Chip Reset Control Application

The power ramp-up time shall keep below than 1ms as shown in diagram below.




Figure 10-3b Chip Power Reset Timing Diagram

Release: 2020/3/4 - 26 / 36 - Rev. 0.2



10.4 I/O Power Supply to PL2303GD

The PL2303GD supports a wide range of I/O voltage. The simple way to supply IO voltage is to directly connect VDD_IO to VO_33 pin to provide 3.3V I/O voltage. Add capacitor to VDD_IO can help to reduce I/O noise. Please refer to schematic for the detailed capacitor value.




Figure 10-4a IO Power Supply

VDD_IO can also be supplied from other power source to provide different I/O voltage. All of the PL2303GD I/O pins, including UART signals, use the same VDD_IO voltage. The I/O pins does not support mixed I/O voltages. Unless open-drain option is enabled, the I/O connection between two chips shall use the same VDD_IO voltage. PL2303GD I/O pin also supports 5V tolerance which allows 5V input signal level in different VDD_IO voltage.




Figure 10-4b VDD IO Voltage Supply

Release: 2020/3/4 - 27 / 36 - Rev. 0.2



10.5 USB to RS232 Cable Design

The most common design application for the PL2303GD is the USB to RS232 converter cable or adapter shown in the diagram below. This design pairs the PL2303GD with an RS232 transceiver chip (ex. SIPEX SP213EHCA) to convert the PL2303GD TTL levels serial interface to RS232 level signals. The design below includes the use of the SUSP_N pin (SHTDN#) to power down the transceiver chip to sleep mode when in USB suspend mode. The default OTPROM supports this function directly and no need to program the OTP for special GPIO setting.




Figure 10-5 USB to RS232 Design Example

Release: 2020/3/4 - 28 / 36 - Rev. 0.2



10.6 USB to RS485/RS422

Another popular application for the PL2303GD is the USB to RS485/422 design. For RS485, the chip is paired with an RS485 transceiver chip to convert the serial interface of the PL2303GD to RS485 levels. RS485 transceivers are only enabled when data is being transmitted. Hence, it needs to use the TX_EN (transmit enable) GPA6 GPIO pin to connect to the RS485 transceiver output enable pin and enable this pin function using the OTPROM software. This application can also make use of the GPA4 and GPA5 pins configured as TX and RX access LED.




Figure 10-6 USB to RS485/422 Design Example

Release: 2020/3/4 - 29 / 36 - Rev. 0.2



10.7 Battery Charging Support

The PL2303GD supports USB battery charging specification (BC1.2) wherein battery charging controller can use signals from PL2303GD to control the charging current. An example of charging control concept is shown in below diagram.




Figure 10-7a Battery Charging Design Example #1

This concept diagram uses the GPA6 GPIO pin configured as BC_DET (battery charge detect pin) signal and this pin need to set to inverse polarity and open-drain mode. GPB6 GPIO pin is configured as USB_CFG and is also set to inverse polarity and open-drain mode. GPA5 GPIO pin is configured as BC_SUSP_N function and connected to shutdown signal of charging controller. All above signals can achieve charging conditions as below table.

Charging Condition	Charging Current (max)	BC_SUSP_N	USB_CFG	BC_DET
Suspend	2.5mA	0	х	х
Un-configured	100mA	1	1	1
Operation	500mA	1	0	1
Fast Charging	1500mA	1	1	0

Release: 2020/3/4 - 30 / 36 - Rev. 0.2



Below is another example of charging controller support concept.




Figure 10-7b Battery Charging Design Example #2

The above concept diagram uses GPA4 pin as USB_CFG and set to normal polarity and push-pull I/O mode as default. GPB6 pin is configured as SUSP_N and set to inverse polarity and push-pull IO mode. The SUSP_N option is also set active during USB bus suspend state only, and not when USB is not configured. This concept diagram can achieve charging conditions as below table.

Charging Condition	Charging Current (max)	SUSP_N	USB_CFG
Suspend	2.5mA	1	1
Un-configured	100mA	0	0
Operation	500mA	0	1
Fast Charging	1000mA	1	0

Release: 2020/3/4 - 31 / 36 - Rev. 0.2



10.8 External I2C EEPROM Support

The PL2303GD can also support an external I2C EEPROM to override the OTPROM settings. To use an external EEPROM, it needs to program the OTPROM to enable the external I2C EEPROM support by setting GPA4 (DTR_N) pin as I2C SDA and GPA5 (DSR_N) pin as I2C SCL.




Figure 10-8 External I2C EEPROM Design Example

There is signature field in external EEPROM space. When this field content is valid, the PL2303GD will load the external EEPROM contents and override the settings defined in the OTPROM. Detailed information can be checked with OTPROM and EEPROM software programming tool. The supported external I2C EEPROM size is 256 bytes.

Release: 2020/3/4 - 32 / 36 - Rev. 0.2



11. DC & Temperature Characteristics

11.1 Absolute Maximum Ratings

Table 11-1 Absolute Maximum Ratings

Items	Ratings
Power Supply Voltage – VIN	-0.3 to 6.0 V
Input Voltage of VDD_IO	-0.3 to VIN+0.3 V
Input Voltage I/O with 5V Tolerance I/O	-0.3 to 6.0 V
Storage Temperature	-40 to 150 °C

Note: Permanent device damage may occur if the absolute maximum ratings are exceeded. These are stress rating only, and functional operation should be restricted to within the conditions. Exposure to absolute maximum rating conditions for extended periods may affect the device's reliability.

11.2 DC Characteristics

11.2.1 Operating Voltage and Suspend Current

Table 11-2a Operating Voltage and Suspend Current

Parameter	Symbol	Min	Тур	Max	Unit
Power Supply Voltage Range	VIN	2.8	5	5.5	V
Power Supply for I/O Pins	VDD_IO	1.7	3.3	VIN+0.3	V
Output Voltage of Regulator	VO_33	2.97	3.3	3.63	V
Operating Current ⁽¹⁾ (Power Consumption)	I _{DD}	-	9.5	15	mA
Suspend Current	I _{SUS}	-	250	450	μΑ

Note: (1) - No device connected.

11.2.2 I/O Pins

Table 11-2b I/O Pins

Parameter	Symbol	Min	Тур	Max	Unit
Input Voltage (CMOS)					
Low	V _{IL}			0.4	V
High	ViH	0.7* VDD_IO			V
Output Voltage					
Low	Vol			0.4	V
High	V _{OH}	0.7*VDD_IO			V

Release: 2020/3/4 - 33 / 36 - Rev. 0.2



11.3 Temperature Characteristics

Table 11-3 Temperature Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Operating Temperature (ambient)		-40		85	°C
Junction Operation Temperature	TJ	-40	25	125	°C

11.4 Baud Rate Characteristics

Table 11-4 Baud Rate Characteristics

Parameter	Symbol	Min	Тур	Max	Unit
Baud rate @ VDD_IO = 5V		1		115200	bps
Baud rate @ VDD_IO = 3.3V		1		115200	bps
Baud rate @ VDD_IO = 1.8V		1		115200	bps

Release: 2020/3/4 - 34 / 36 - Rev. 0.2



12. Outline Diagram

12.1 SSOP16 Package

Table 12-1 SSOP16 Package Dimension

Symbol		Millimeter		Inch			
 	Min	Nom	Max	Min	Nom	Max	
Α	1.35	1.63	1.75	0.053	0.064	0.069	
A1	0.10	0.15	0.25	0.004	0.006	0.010	
A2			1.50			0.059	
b	0.20		0.30	0.008		0.012	
С	0.18		0.25	0.007		0.010	
е		0.635 BASIC 0.025 BASIC					
D	4.80	4.90	5.00	0.189	0.193	0.197	
E	5.79	5.99	6.20	0.228	0.236	0.244	
E1	3.81	3.91	3.99	0.150	0.154	0.157	
L	0.41	0.635	1.27	0.016	0.025	0.050	
h	0.25		0.50	0.010		0.020	
L1	0.254 BASIC			0.010 BASIC			
ZD	0.229 REF		0.009 REF				
R1	0.20		0.33	0.008		0.013	
R	0.20			0.008			
θ	0°		8°	0°		8°	
θ1	0°			0°			
θ2	5°	10°	15°	5°	10°	15°	
JEDEC	MO-137 (AB)						




Figure 12-1 PL2303GD Outline Diagram (SSOP16)

Release: 2020/3/4 - 35 / 36 - Rev. 0.2



Disclaimer

All the information in this document is subject to change without prior notice. Prolific Technology Inc. does not make any representations or any warranties (implied or otherwise) regarding the accuracy and completeness of this document and shall in no event be liable for any loss of profit or any other commercial damage, including but not limited to special, incidental, consequential, or other damages.

Trademarks

The Prolific logo is a registered trademark of Prolific Technology Inc. All brand names and product names used in this document are trademarks or registered trademarks of their respective holders.

Copyrights

Copyright © 2019-2020 Prolific Technology Inc. All rights reserved.

No part of this document may be reproduced or transmitted in any form by any means without the express written permission of Prolific Technology Inc.

Release: 2020/3/4 - 36 / 36 - Rev. 0.2